2 * $Id: pci.h,v 1.87 1998/10/11 15:13:12 mj Exp $
4 * PCI defines and function prototypes
5 * Copyright 1994, Drew Eckhardt
6 * Copyright 1997--1999 Martin Mares <mj@ucw.cz>
8 * For more information, please consult the following manuals (look at
9 * http://www.pcisig.com/ for how to get them):
11 * PCI BIOS Specification
12 * PCI Local Bus Specification
13 * PCI to PCI Bridge Specification
14 * PCI System Design Guide
20 #include <linux/mod_devicetable.h>
23 * Under PCI, each device has 256 bytes of configuration address space,
24 * of which the first 64 bytes are standardized as follows:
26 #define PCI_VENDOR_ID 0x00 /* 16 bits */
27 #define PCI_DEVICE_ID 0x02 /* 16 bits */
28 #define PCI_COMMAND 0x04 /* 16 bits */
29 #define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */
30 #define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */
31 #define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */
32 #define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */
33 #define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */
34 #define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */
35 #define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */
36 #define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */
37 #define PCI_COMMAND_SERR 0x100 /* Enable SERR */
38 #define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */
39 #define PCI_COMMAND_INTX_DISABLE 0x400 /* INTx Emulation Disable */
41 #define PCI_STATUS 0x06 /* 16 bits */
42 #define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */
43 #define PCI_STATUS_66MHZ 0x20 /* Support 66 Mhz PCI 2.1 bus */
44 #define PCI_STATUS_UDF 0x40 /* Support User Definable Features [obsolete] */
45 #define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */
46 #define PCI_STATUS_PARITY 0x100 /* Detected parity error */
47 #define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */
48 #define PCI_STATUS_DEVSEL_FAST 0x000
49 #define PCI_STATUS_DEVSEL_MEDIUM 0x200
50 #define PCI_STATUS_DEVSEL_SLOW 0x400
51 #define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */
52 #define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */
53 #define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */
54 #define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */
55 #define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */
57 #define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8
59 #define PCI_REVISION_ID 0x08 /* Revision ID */
60 #define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */
61 #define PCI_CLASS_DEVICE 0x0a /* Device class */
63 #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */
64 #define PCI_LATENCY_TIMER 0x0d /* 8 bits */
65 #define PCI_HEADER_TYPE 0x0e /* 8 bits */
66 #define PCI_HEADER_TYPE_NORMAL 0
67 #define PCI_HEADER_TYPE_BRIDGE 1
68 #define PCI_HEADER_TYPE_CARDBUS 2
70 #define PCI_BIST 0x0f /* 8 bits */
71 #define PCI_BIST_CODE_MASK 0x0f /* Return result */
72 #define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */
73 #define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */
76 * Base addresses specify locations in memory or I/O space.
77 * Decoded size can be determined by writing a value of
78 * 0xffffffff to the register, and reading it back. Only
81 #define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */
82 #define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */
83 #define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */
84 #define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */
85 #define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */
86 #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */
87 #define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */
88 #define PCI_BASE_ADDRESS_SPACE_IO 0x01
89 #define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00
90 #define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06
91 #define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */
92 #define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */
93 #define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */
94 #define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */
95 #define PCI_BASE_ADDRESS_MEM_MASK (~0x0fUL)
96 #define PCI_BASE_ADDRESS_IO_MASK (~0x03UL)
97 /* bit 1 is reserved if address_space = 1 */
99 /* Header type 0 (normal devices) */
100 #define PCI_CARDBUS_CIS 0x28
101 #define PCI_SUBSYSTEM_VENDOR_ID 0x2c
102 #define PCI_SUBSYSTEM_ID 0x2e
103 #define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */
104 #define PCI_ROM_ADDRESS_ENABLE 0x01
105 #define PCI_ROM_ADDRESS_MASK (~0x7ffUL)
107 #define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */
109 /* 0x35-0x3b are reserved */
110 #define PCI_INTERRUPT_LINE 0x3c /* 8 bits */
111 #define PCI_INTERRUPT_PIN 0x3d /* 8 bits */
112 #define PCI_MIN_GNT 0x3e /* 8 bits */
113 #define PCI_MAX_LAT 0x3f /* 8 bits */
115 /* Header type 1 (PCI-to-PCI bridges) */
116 #define PCI_PRIMARY_BUS 0x18 /* Primary bus number */
117 #define PCI_SECONDARY_BUS 0x19 /* Secondary bus number */
118 #define PCI_SUBORDINATE_BUS 0x1a /* Highest bus number behind the bridge */
119 #define PCI_SEC_LATENCY_TIMER 0x1b /* Latency timer for secondary interface */
120 #define PCI_IO_BASE 0x1c /* I/O range behind the bridge */
121 #define PCI_IO_LIMIT 0x1d
122 #define PCI_IO_RANGE_TYPE_MASK 0x0fUL /* I/O bridging type */
123 #define PCI_IO_RANGE_TYPE_16 0x00
124 #define PCI_IO_RANGE_TYPE_32 0x01
125 #define PCI_IO_RANGE_MASK (~0x0fUL)
126 #define PCI_SEC_STATUS 0x1e /* Secondary status register, only bit 14 used */
127 #define PCI_MEMORY_BASE 0x20 /* Memory range behind */
128 #define PCI_MEMORY_LIMIT 0x22
129 #define PCI_MEMORY_RANGE_TYPE_MASK 0x0fUL
130 #define PCI_MEMORY_RANGE_MASK (~0x0fUL)
131 #define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */
132 #define PCI_PREF_MEMORY_LIMIT 0x26
133 #define PCI_PREF_RANGE_TYPE_MASK 0x0fUL
134 #define PCI_PREF_RANGE_TYPE_32 0x00
135 #define PCI_PREF_RANGE_TYPE_64 0x01
136 #define PCI_PREF_RANGE_MASK (~0x0fUL)
137 #define PCI_PREF_BASE_UPPER32 0x28 /* Upper half of prefetchable memory range */
138 #define PCI_PREF_LIMIT_UPPER32 0x2c
139 #define PCI_IO_BASE_UPPER16 0x30 /* Upper half of I/O addresses */
140 #define PCI_IO_LIMIT_UPPER16 0x32
141 /* 0x34 same as for htype 0 */
142 /* 0x35-0x3b is reserved */
143 #define PCI_ROM_ADDRESS1 0x38 /* Same as PCI_ROM_ADDRESS, but for htype 1 */
144 /* 0x3c-0x3d are same as for htype 0 */
145 #define PCI_BRIDGE_CONTROL 0x3e
146 #define PCI_BRIDGE_CTL_PARITY 0x01 /* Enable parity detection on secondary interface */
147 #define PCI_BRIDGE_CTL_SERR 0x02 /* The same for SERR forwarding */
148 #define PCI_BRIDGE_CTL_NO_ISA 0x04 /* Disable bridging of ISA ports */
149 #define PCI_BRIDGE_CTL_VGA 0x08 /* Forward VGA addresses */
150 #define PCI_BRIDGE_CTL_MASTER_ABORT 0x20 /* Report master aborts */
151 #define PCI_BRIDGE_CTL_BUS_RESET 0x40 /* Secondary bus reset */
152 #define PCI_BRIDGE_CTL_FAST_BACK 0x80 /* Fast Back2Back enabled on secondary interface */
154 /* Header type 2 (CardBus bridges) */
155 #define PCI_CB_CAPABILITY_LIST 0x14
157 #define PCI_CB_SEC_STATUS 0x16 /* Secondary status */
158 #define PCI_CB_PRIMARY_BUS 0x18 /* PCI bus number */
159 #define PCI_CB_CARD_BUS 0x19 /* CardBus bus number */
160 #define PCI_CB_SUBORDINATE_BUS 0x1a /* Subordinate bus number */
161 #define PCI_CB_LATENCY_TIMER 0x1b /* CardBus latency timer */
162 #define PCI_CB_MEMORY_BASE_0 0x1c
163 #define PCI_CB_MEMORY_LIMIT_0 0x20
164 #define PCI_CB_MEMORY_BASE_1 0x24
165 #define PCI_CB_MEMORY_LIMIT_1 0x28
166 #define PCI_CB_IO_BASE_0 0x2c
167 #define PCI_CB_IO_BASE_0_HI 0x2e
168 #define PCI_CB_IO_LIMIT_0 0x30
169 #define PCI_CB_IO_LIMIT_0_HI 0x32
170 #define PCI_CB_IO_BASE_1 0x34
171 #define PCI_CB_IO_BASE_1_HI 0x36
172 #define PCI_CB_IO_LIMIT_1 0x38
173 #define PCI_CB_IO_LIMIT_1_HI 0x3a
174 #define PCI_CB_IO_RANGE_MASK (~0x03UL)
175 /* 0x3c-0x3d are same as for htype 0 */
176 #define PCI_CB_BRIDGE_CONTROL 0x3e
177 #define PCI_CB_BRIDGE_CTL_PARITY 0x01 /* Similar to standard bridge control register */
178 #define PCI_CB_BRIDGE_CTL_SERR 0x02
179 #define PCI_CB_BRIDGE_CTL_ISA 0x04
180 #define PCI_CB_BRIDGE_CTL_VGA 0x08
181 #define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20
182 #define PCI_CB_BRIDGE_CTL_CB_RESET 0x40 /* CardBus reset */
183 #define PCI_CB_BRIDGE_CTL_16BIT_INT 0x80 /* Enable interrupt for 16-bit cards */
184 #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100 /* Prefetch enable for both memory regions */
185 #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200
186 #define PCI_CB_BRIDGE_CTL_POST_WRITES 0x400
187 #define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40
188 #define PCI_CB_SUBSYSTEM_ID 0x42
189 #define PCI_CB_LEGACY_MODE_BASE 0x44 /* 16-bit PC Card legacy mode base address (ExCa) */
190 /* 0x48-0x7f reserved */
192 /* Capability lists */
194 #define PCI_CAP_LIST_ID 0 /* Capability ID */
195 #define PCI_CAP_ID_PM 0x01 /* Power Management */
196 #define PCI_CAP_ID_AGP 0x02 /* Accelerated Graphics Port */
197 #define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */
198 #define PCI_CAP_ID_SLOTID 0x04 /* Slot Identification */
199 #define PCI_CAP_ID_MSI 0x05 /* Message Signalled Interrupts */
200 #define PCI_CAP_ID_CHSWP 0x06 /* CompactPCI HotSwap */
201 #define PCI_CAP_ID_PCIX 0x07 /* PCI-X */
202 #define PCI_CAP_ID_SHPC 0x0C /* PCI Standard Hot-Plug Controller */
203 #define PCI_CAP_ID_EXP 0x10 /* PCI Express */
204 #define PCI_CAP_ID_MSIX 0x11 /* MSI-X */
205 #define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */
206 #define PCI_CAP_FLAGS 2 /* Capability defined flags (16 bits) */
207 #define PCI_CAP_SIZEOF 4
209 /* Power Management Registers */
211 #define PCI_PM_PMC 2 /* PM Capabilities Register */
212 #define PCI_PM_CAP_VER_MASK 0x0007 /* Version */
213 #define PCI_PM_CAP_PME_CLOCK 0x0008 /* PME clock required */
214 #define PCI_PM_CAP_RESERVED 0x0010 /* Reserved field */
215 #define PCI_PM_CAP_DSI 0x0020 /* Device specific initialization */
216 #define PCI_PM_CAP_AUX_POWER 0x01C0 /* Auxilliary power support mask */
217 #define PCI_PM_CAP_D1 0x0200 /* D1 power state support */
218 #define PCI_PM_CAP_D2 0x0400 /* D2 power state support */
219 #define PCI_PM_CAP_PME 0x0800 /* PME pin supported */
220 #define PCI_PM_CAP_PME_MASK 0xF800 /* PME Mask of all supported states */
221 #define PCI_PM_CAP_PME_D0 0x0800 /* PME# from D0 */
222 #define PCI_PM_CAP_PME_D1 0x1000 /* PME# from D1 */
223 #define PCI_PM_CAP_PME_D2 0x2000 /* PME# from D2 */
224 #define PCI_PM_CAP_PME_D3 0x4000 /* PME# from D3 (hot) */
225 #define PCI_PM_CAP_PME_D3cold 0x8000 /* PME# from D3 (cold) */
226 #define PCI_PM_CTRL 4 /* PM control and status register */
227 #define PCI_PM_CTRL_STATE_MASK 0x0003 /* Current power state (D0 to D3) */
228 #define PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */
229 #define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */
230 #define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */
231 #define PCI_PM_CTRL_PME_STATUS 0x8000 /* PME pin status */
232 #define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */
233 #define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (??) */
234 #define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (??) */
235 #define PCI_PM_DATA_REGISTER 7 /* (??) */
236 #define PCI_PM_SIZEOF 8
240 #define PCI_AGP_VERSION 2 /* BCD version number */
241 #define PCI_AGP_RFU 3 /* Rest of capability flags */
242 #define PCI_AGP_STATUS 4 /* Status register */
243 #define PCI_AGP_STATUS_RQ_MASK 0xff000000 /* Maximum number of requests - 1 */
244 #define PCI_AGP_STATUS_SBA 0x0200 /* Sideband addressing supported */
245 #define PCI_AGP_STATUS_64BIT 0x0020 /* 64-bit addressing supported */
246 #define PCI_AGP_STATUS_FW 0x0010 /* FW transfers supported */
247 #define PCI_AGP_STATUS_RATE4 0x0004 /* 4x transfer rate supported */
248 #define PCI_AGP_STATUS_RATE2 0x0002 /* 2x transfer rate supported */
249 #define PCI_AGP_STATUS_RATE1 0x0001 /* 1x transfer rate supported */
250 #define PCI_AGP_COMMAND 8 /* Control register */
251 #define PCI_AGP_COMMAND_RQ_MASK 0xff000000 /* Master: Maximum number of requests */
252 #define PCI_AGP_COMMAND_SBA 0x0200 /* Sideband addressing enabled */
253 #define PCI_AGP_COMMAND_AGP 0x0100 /* Allow processing of AGP transactions */
254 #define PCI_AGP_COMMAND_64BIT 0x0020 /* Allow processing of 64-bit addresses */
255 #define PCI_AGP_COMMAND_FW 0x0010 /* Force FW transfers */
256 #define PCI_AGP_COMMAND_RATE4 0x0004 /* Use 4x rate */
257 #define PCI_AGP_COMMAND_RATE2 0x0002 /* Use 2x rate */
258 #define PCI_AGP_COMMAND_RATE1 0x0001 /* Use 1x rate */
259 #define PCI_AGP_SIZEOF 12
261 /* Vital Product Data */
263 #define PCI_VPD_ADDR 2 /* Address to access (15 bits!) */
264 #define PCI_VPD_ADDR_MASK 0x7fff /* Address mask */
265 #define PCI_VPD_ADDR_F 0x8000 /* Write 0, 1 indicates completion */
266 #define PCI_VPD_DATA 4 /* 32-bits of data returned here */
268 /* Slot Identification */
270 #define PCI_SID_ESR 2 /* Expansion Slot Register */
271 #define PCI_SID_ESR_NSLOTS 0x1f /* Number of expansion slots available */
272 #define PCI_SID_ESR_FIC 0x20 /* First In Chassis Flag */
273 #define PCI_SID_CHASSIS_NR 3 /* Chassis Number */
275 /* Message Signalled Interrupts registers */
277 #define PCI_MSI_FLAGS 2 /* Various flags */
278 #define PCI_MSI_FLAGS_64BIT 0x80 /* 64-bit addresses allowed */
279 #define PCI_MSI_FLAGS_QSIZE 0x70 /* Message queue size configured */
280 #define PCI_MSI_FLAGS_QMASK 0x0e /* Maximum queue size available */
281 #define PCI_MSI_FLAGS_ENABLE 0x01 /* MSI feature enabled */
282 #define PCI_MSI_FLAGS_MASKBIT 0x100 /* 64-bit mask bits allowed */
283 #define PCI_MSI_RFU 3 /* Rest of capability flags */
284 #define PCI_MSI_ADDRESS_LO 4 /* Lower 32 bits */
285 #define PCI_MSI_ADDRESS_HI 8 /* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */
286 #define PCI_MSI_DATA_32 8 /* 16 bits of data for 32-bit devices */
287 #define PCI_MSI_DATA_64 12 /* 16 bits of data for 64-bit devices */
288 #define PCI_MSI_MASK_BIT 16 /* Mask bits register */
290 /* CompactPCI Hotswap Register */
292 #define PCI_CHSWP_CSR 2 /* Control and Status Register */
293 #define PCI_CHSWP_DHA 0x01 /* Device Hiding Arm */
294 #define PCI_CHSWP_EIM 0x02 /* ENUM# Signal Mask */
295 #define PCI_CHSWP_PIE 0x04 /* Pending Insert or Extract */
296 #define PCI_CHSWP_LOO 0x08 /* LED On / Off */
297 #define PCI_CHSWP_PI 0x30 /* Programming Interface */
298 #define PCI_CHSWP_EXT 0x40 /* ENUM# status - extraction */
299 #define PCI_CHSWP_INS 0x80 /* ENUM# status - insertion */
301 /* PCI-X registers */
303 #define PCI_X_CMD 2 /* Modes & Features */
304 #define PCI_X_CMD_DPERR_E 0x0001 /* Data Parity Error Recovery Enable */
305 #define PCI_X_CMD_ERO 0x0002 /* Enable Relaxed Ordering */
306 #define PCI_X_CMD_MAX_READ 0x000c /* Max Memory Read Byte Count */
307 #define PCI_X_CMD_MAX_SPLIT 0x0070 /* Max Outstanding Split Transactions */
308 #define PCI_X_CMD_VERSION(x) (((x) >> 12) & 3) /* Version */
309 #define PCI_X_STATUS 4 /* PCI-X capabilities */
310 #define PCI_X_STATUS_DEVFN 0x000000ff /* A copy of devfn */
311 #define PCI_X_STATUS_BUS 0x0000ff00 /* A copy of bus nr */
312 #define PCI_X_STATUS_64BIT 0x00010000 /* 64-bit device */
313 #define PCI_X_STATUS_133MHZ 0x00020000 /* 133 MHz capable */
314 #define PCI_X_STATUS_SPL_DISC 0x00040000 /* Split Completion Discarded */
315 #define PCI_X_STATUS_UNX_SPL 0x00080000 /* Unexpected Split Completion */
316 #define PCI_X_STATUS_COMPLEX 0x00100000 /* Device Complexity */
317 #define PCI_X_STATUS_MAX_READ 0x00600000 /* Designed Max Memory Read Count */
318 #define PCI_X_STATUS_MAX_SPLIT 0x03800000 /* Designed Max Outstanding Split Transactions */
319 #define PCI_X_STATUS_MAX_CUM 0x1c000000 /* Designed Max Cumulative Read Size */
320 #define PCI_X_STATUS_SPL_ERR 0x20000000 /* Rcvd Split Completion Error Msg */
321 #define PCI_X_STATUS_266MHZ 0x40000000 /* 266 MHz capable */
322 #define PCI_X_STATUS_533MHZ 0x80000000 /* 533 MHz capable */
324 /* Extended Capabilities (PCI-X 2.0 and Express) */
325 #define PCI_EXT_CAP_ID(header) (header & 0x0000ffff)
326 #define PCI_EXT_CAP_VER(header) ((header >> 16) & 0xf)
327 #define PCI_EXT_CAP_NEXT(header) ((header >> 20) & 0xffc)
329 #define PCI_EXT_CAP_ID_ERR 1
330 #define PCI_EXT_CAP_ID_VC 2
331 #define PCI_EXT_CAP_ID_DSN 3
332 #define PCI_EXT_CAP_ID_PWR 4
334 /* Advanced Error Reporting */
335 #define PCI_ERR_UNCOR_STATUS 4 /* Uncorrectable Error Status */
336 #define PCI_ERR_UNC_TRAIN 0x00000001 /* Training */
337 #define PCI_ERR_UNC_DLP 0x00000010 /* Data Link Protocol */
338 #define PCI_ERR_UNC_POISON_TLP 0x00001000 /* Poisoned TLP */
339 #define PCI_ERR_UNC_FCP 0x00002000 /* Flow Control Protocol */
340 #define PCI_ERR_UNC_COMP_TIME 0x00004000 /* Completion Timeout */
341 #define PCI_ERR_UNC_COMP_ABORT 0x00008000 /* Completer Abort */
342 #define PCI_ERR_UNC_UNX_COMP 0x00010000 /* Unexpected Completion */
343 #define PCI_ERR_UNC_RX_OVER 0x00020000 /* Receiver Overflow */
344 #define PCI_ERR_UNC_MALF_TLP 0x00040000 /* Malformed TLP */
345 #define PCI_ERR_UNC_ECRC 0x00080000 /* ECRC Error Status */
346 #define PCI_ERR_UNC_UNSUP 0x00100000 /* Unsupported Request */
347 #define PCI_ERR_UNCOR_MASK 8 /* Uncorrectable Error Mask */
348 /* Same bits as above */
349 #define PCI_ERR_UNCOR_SEVER 12 /* Uncorrectable Error Severity */
350 /* Same bits as above */
351 #define PCI_ERR_COR_STATUS 16 /* Correctable Error Status */
352 #define PCI_ERR_COR_RCVR 0x00000001 /* Receiver Error Status */
353 #define PCI_ERR_COR_BAD_TLP 0x00000040 /* Bad TLP Status */
354 #define PCI_ERR_COR_BAD_DLLP 0x00000080 /* Bad DLLP Status */
355 #define PCI_ERR_COR_REP_ROLL 0x00000100 /* REPLAY_NUM Rollover */
356 #define PCI_ERR_COR_REP_TIMER 0x00001000 /* Replay Timer Timeout */
357 #define PCI_ERR_COR_MASK 20 /* Correctable Error Mask */
358 /* Same bits as above */
359 #define PCI_ERR_CAP 24 /* Advanced Error Capabilities */
360 #define PCI_ERR_CAP_FEP(x) ((x) & 31) /* First Error Pointer */
361 #define PCI_ERR_CAP_ECRC_GENC 0x00000020 /* ECRC Generation Capable */
362 #define PCI_ERR_CAP_ECRC_GENE 0x00000040 /* ECRC Generation Enable */
363 #define PCI_ERR_CAP_ECRC_CHKC 0x00000080 /* ECRC Check Capable */
364 #define PCI_ERR_CAP_ECRC_CHKE 0x00000100 /* ECRC Check Enable */
365 #define PCI_ERR_HEADER_LOG 28 /* Header Log Register (16 bytes) */
366 #define PCI_ERR_ROOT_COMMAND 44 /* Root Error Command */
367 #define PCI_ERR_ROOT_STATUS 48
368 #define PCI_ERR_ROOT_COR_SRC 52
369 #define PCI_ERR_ROOT_SRC 54
371 /* Virtual Channel */
372 #define PCI_VC_PORT_REG1 4
373 #define PCI_VC_PORT_REG2 8
374 #define PCI_VC_PORT_CTRL 12
375 #define PCI_VC_PORT_STATUS 14
376 #define PCI_VC_RES_CAP 16
377 #define PCI_VC_RES_CTRL 20
378 #define PCI_VC_RES_STATUS 26
380 /* Power Budgeting */
381 #define PCI_PWR_DSR 4 /* Data Select Register */
382 #define PCI_PWR_DATA 8 /* Data Register */
383 #define PCI_PWR_DATA_BASE(x) ((x) & 0xff) /* Base Power */
384 #define PCI_PWR_DATA_SCALE(x) (((x) >> 8) & 3) /* Data Scale */
385 #define PCI_PWR_DATA_PM_SUB(x) (((x) >> 10) & 7) /* PM Sub State */
386 #define PCI_PWR_DATA_PM_STATE(x) (((x) >> 13) & 3) /* PM State */
387 #define PCI_PWR_DATA_TYPE(x) (((x) >> 15) & 7) /* Type */
388 #define PCI_PWR_DATA_RAIL(x) (((x) >> 18) & 7) /* Power Rail */
389 #define PCI_PWR_CAP 12 /* Capability */
390 #define PCI_PWR_CAP_BUDGET(x) ((x) & 1) /* Included in system budget */
392 /* Include the ID list */
394 #include <linux/pci_ids.h>
397 * The PCI interface treats multi-function devices as independent
398 * devices. The slot/function address of each device is encoded
399 * in a single byte as follows:
404 #define PCI_DEVFN(slot,func) ((((slot) & 0x1f) << 3) | ((func) & 0x07))
405 #define PCI_SLOT(devfn) (((devfn) >> 3) & 0x1f)
406 #define PCI_FUNC(devfn) ((devfn) & 0x07)
408 /* Ioctls for /proc/bus/pci/X/Y nodes. */
409 #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8)
410 #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00) /* Get controller for PCI device. */
411 #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01) /* Set mmap state to I/O space. */
412 #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02) /* Set mmap state to MEM space. */
413 #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03) /* Enable/disable write-combining. */
417 #include <linux/types.h>
418 #include <linux/config.h>
419 #include <linux/ioport.h>
420 #include <linux/list.h>
421 #include <linux/errno.h>
422 #include <linux/device.h>
424 /* File state for mmap()s on /proc/bus/pci/X/Y */
425 enum pci_mmap_state {
430 /* This defines the direction arg to the DMA mapping routines. */
431 #define PCI_DMA_BIDIRECTIONAL 0
432 #define PCI_DMA_TODEVICE 1
433 #define PCI_DMA_FROMDEVICE 2
434 #define PCI_DMA_NONE 3
436 #define DEVICE_COUNT_COMPATIBLE 4
437 #define DEVICE_COUNT_RESOURCE 12
440 * The pci_dev structure is used to describe PCI devices.
443 struct list_head global_list; /* node in list of all PCI devices */
444 struct list_head bus_list; /* node in per-bus list */
445 struct pci_bus *bus; /* bus this device is on */
446 struct pci_bus *subordinate; /* bus this device bridges to */
448 void *sysdata; /* hook for sys-specific extension */
449 struct proc_dir_entry *procent; /* device entry in /proc/bus/pci */
451 unsigned int devfn; /* encoded device & function index */
452 unsigned short vendor;
453 unsigned short device;
454 unsigned short subsystem_vendor;
455 unsigned short subsystem_device;
456 unsigned int class; /* 3 bytes: (base,sub,prog-if) */
457 u8 hdr_type; /* PCI header type (`multi' flag masked out) */
458 u8 rom_base_reg; /* which config register controls the ROM */
460 struct pci_driver *driver; /* which driver has allocated this device */
461 u64 dma_mask; /* Mask of the bits of bus address this
462 device implements. Normally this is
463 0xffffffff. You only need to change
464 this if your device has broken DMA
465 or supports 64-bit transfers. */
467 u32 current_state; /* Current operating state. In ACPI-speak,
468 this is D0-D3, D0 being fully functional,
471 struct device dev; /* Generic device interface */
473 /* device is compatible with these IDs */
474 unsigned short vendor_compatible[DEVICE_COUNT_COMPATIBLE];
475 unsigned short device_compatible[DEVICE_COUNT_COMPATIBLE];
477 int cfg_size; /* Size of configuration space */
480 * Instead of touching interrupt line and base address registers
481 * directly, use the values stored here. They might be different!
484 struct resource resource[DEVICE_COUNT_RESOURCE]; /* I/O and memory regions + expansion ROMs */
486 char * slot_name; /* pointer to dev.bus_id */
488 /* These fields are used by common fixups */
489 unsigned int transparent:1; /* Transparent PCI bridge */
490 unsigned int multifunction:1;/* Part of multi-function device */
491 #ifdef CONFIG_PCI_NAMES
492 #define PCI_NAME_SIZE 96
493 #define PCI_NAME_HALF __stringify(43) /* less than half to handle slop */
494 char pretty_name[PCI_NAME_SIZE]; /* pretty name for users to see */
498 #define pci_dev_g(n) list_entry(n, struct pci_dev, global_list)
499 #define pci_dev_b(n) list_entry(n, struct pci_dev, bus_list)
500 #define to_pci_dev(n) container_of(n, struct pci_dev, dev)
503 * For PCI devices, the region numbers are assigned this way:
505 * 0-5 standard PCI regions
507 * 7-10 bridges: address space assigned to buses behind the bridge
510 #define PCI_ROM_RESOURCE 6
511 #define PCI_BRIDGE_RESOURCES 7
512 #define PCI_NUM_RESOURCES 11
514 #ifndef PCI_BUS_NUM_RESOURCES
515 #define PCI_BUS_NUM_RESOURCES 4
518 #define PCI_REGION_FLAG_MASK 0x0fU /* These bits of resource flags tell us the PCI region flags */
521 struct list_head node; /* node in list of buses */
522 struct pci_bus *parent; /* parent bus this bridge is on */
523 struct list_head children; /* list of child buses */
524 struct list_head devices; /* list of devices on this bus */
525 struct pci_dev *self; /* bridge device as seen by parent */
526 struct resource *resource[PCI_BUS_NUM_RESOURCES];
527 /* address space routed to this bus */
529 struct pci_ops *ops; /* configuration access functions */
530 void *sysdata; /* hook for sys-specific extension */
531 struct proc_dir_entry *procdir; /* directory entry in /proc/bus/pci */
533 unsigned char number; /* bus number */
534 unsigned char primary; /* number of primary bridge */
535 unsigned char secondary; /* number of secondary bridge */
536 unsigned char subordinate; /* max number of subordinate buses */
540 unsigned short bridge_ctl; /* manage NO_ISA/FBB/et al behaviors */
542 struct device *bridge;
543 struct class_device class_dev;
546 #define pci_bus_b(n) list_entry(n, struct pci_bus, node)
547 #define to_pci_bus(n) container_of(n, struct pci_bus, class_dev)
550 * Error values that may be returned by PCI functions.
552 #define PCIBIOS_SUCCESSFUL 0x00
553 #define PCIBIOS_FUNC_NOT_SUPPORTED 0x81
554 #define PCIBIOS_BAD_VENDOR_ID 0x83
555 #define PCIBIOS_DEVICE_NOT_FOUND 0x86
556 #define PCIBIOS_BAD_REGISTER_NUMBER 0x87
557 #define PCIBIOS_SET_FAILED 0x88
558 #define PCIBIOS_BUFFER_TOO_SMALL 0x89
560 /* Low-level architecture-dependent routines */
563 int (*read)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 *val);
564 int (*write)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 val);
568 int (*read)(int dom, int bus, int devfn, int reg, int len, u32 *val);
569 int (*write)(int dom, int bus, int devfn, int reg, int len, u32 val);
572 extern struct pci_raw_ops *raw_pci_ops;
574 struct pci_bus_region {
580 spinlock_t lock; /* protects list, index */
581 struct list_head list; /* for IDs added at runtime */
582 unsigned int use_driver_data:1; /* pci_driver->driver_data is used */
586 struct list_head node;
588 const struct pci_device_id *id_table; /* must be non-NULL for probe to be called */
589 int (*probe) (struct pci_dev *dev, const struct pci_device_id *id); /* New device inserted */
590 void (*remove) (struct pci_dev *dev); /* Device removed (NULL if not a hot-plug capable driver) */
591 int (*suspend) (struct pci_dev *dev, u32 state); /* Device suspended */
592 int (*resume) (struct pci_dev *dev); /* Device woken up */
593 int (*enable_wake) (struct pci_dev *dev, u32 state, int enable); /* Enable wake event */
595 struct device_driver driver;
596 struct pci_dynids dynids;
599 #define to_pci_driver(drv) container_of(drv,struct pci_driver, driver)
602 * PCI_DEVICE - macro used to describe a specific pci device
603 * @vend: the 16 bit PCI Vendor ID
604 * @dev: the 16 bit PCI Device ID
606 * This macro is used to create a struct pci_device_id that matches a
607 * specific device. The subvendor and subdevice fields will be set to
610 #define PCI_DEVICE(vend,dev) \
611 .vendor = (vend), .device = (dev), \
612 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
615 * PCI_DEVICE_CLASS - macro used to describe a specific pci device class
616 * @dev_class: the class, subclass, prog-if triple for this device
617 * @dev_class_mask: the class mask for this device
619 * This macro is used to create a struct pci_device_id that matches a
620 * specific PCI class. The vendor, device, subvendor, and subdevice
621 * fields will be set to PCI_ANY_ID.
623 #define PCI_DEVICE_CLASS(dev_class,dev_class_mask) \
624 .class = (dev_class), .class_mask = (dev_class_mask), \
625 .vendor = PCI_ANY_ID, .device = PCI_ANY_ID, \
626 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
628 /* these external functions are only available when PCI support is enabled */
631 extern struct bus_type pci_bus_type;
633 /* Do NOT directly access these two variables, unless you are arch specific pci
634 * code, or pci core code. */
635 extern struct list_head pci_root_buses; /* list of all known PCI buses */
636 extern struct list_head pci_devices; /* list of all devices */
638 void pcibios_fixup_bus(struct pci_bus *);
639 int pcibios_enable_device(struct pci_dev *, int mask);
640 char *pcibios_setup (char *str);
642 /* Used only when drivers/pci/setup.c is used */
643 void pcibios_align_resource(void *, struct resource *,
644 unsigned long, unsigned long);
645 void pcibios_update_irq(struct pci_dev *, int irq);
647 /* Generic PCI functions used internally */
649 extern struct pci_bus *pci_find_bus(int domain, int busnr);
650 struct pci_bus *pci_scan_bus_parented(struct device *parent, int bus, struct pci_ops *ops, void *sysdata);
651 static inline struct pci_bus *pci_scan_bus(int bus, struct pci_ops *ops, void *sysdata)
653 return pci_scan_bus_parented(NULL, bus, ops, sysdata);
655 int pci_scan_slot(struct pci_bus *bus, int devfn);
656 struct pci_dev * pci_scan_single_device(struct pci_bus *bus, int devfn);
657 void pci_bus_add_devices(struct pci_bus *bus);
658 void pci_name_device(struct pci_dev *dev);
659 char *pci_class_name(u32 class);
660 void pci_read_bridge_bases(struct pci_bus *child);
661 struct resource *pci_find_parent_resource(const struct pci_dev *dev, struct resource *res);
662 int pci_get_interrupt_pin(struct pci_dev *dev, struct pci_dev **bridge);
663 extern struct pci_dev *pci_dev_get(struct pci_dev *dev);
664 extern void pci_dev_put(struct pci_dev *dev);
666 extern void pci_remove_bus_device(struct pci_dev *dev);
668 /* Generic PCI functions exported to card drivers */
670 struct pci_dev *pci_find_device (unsigned int vendor, unsigned int device, const struct pci_dev *from);
671 struct pci_dev *pci_find_device_reverse (unsigned int vendor, unsigned int device, const struct pci_dev *from);
672 struct pci_dev *pci_find_subsys (unsigned int vendor, unsigned int device,
673 unsigned int ss_vendor, unsigned int ss_device,
674 const struct pci_dev *from);
675 struct pci_dev *pci_find_class (unsigned int class, const struct pci_dev *from);
676 struct pci_dev *pci_find_slot (unsigned int bus, unsigned int devfn);
677 int pci_find_capability (struct pci_dev *dev, int cap);
678 int pci_find_ext_capability (struct pci_dev *dev, int cap);
679 struct pci_bus * pci_find_next_bus(const struct pci_bus *from);
681 struct pci_dev *pci_get_device (unsigned int vendor, unsigned int device, struct pci_dev *from);
682 struct pci_dev *pci_get_subsys (unsigned int vendor, unsigned int device,
683 unsigned int ss_vendor, unsigned int ss_device,
684 struct pci_dev *from);
685 struct pci_dev *pci_get_slot (struct pci_bus *bus, unsigned int devfn);
687 int pci_bus_read_config_byte (struct pci_bus *bus, unsigned int devfn, int where, u8 *val);
688 int pci_bus_read_config_word (struct pci_bus *bus, unsigned int devfn, int where, u16 *val);
689 int pci_bus_read_config_dword (struct pci_bus *bus, unsigned int devfn, int where, u32 *val);
690 int pci_bus_write_config_byte (struct pci_bus *bus, unsigned int devfn, int where, u8 val);
691 int pci_bus_write_config_word (struct pci_bus *bus, unsigned int devfn, int where, u16 val);
692 int pci_bus_write_config_dword (struct pci_bus *bus, unsigned int devfn, int where, u32 val);
694 static inline int pci_read_config_byte(struct pci_dev *dev, int where, u8 *val)
696 return pci_bus_read_config_byte (dev->bus, dev->devfn, where, val);
698 static inline int pci_read_config_word(struct pci_dev *dev, int where, u16 *val)
700 return pci_bus_read_config_word (dev->bus, dev->devfn, where, val);
702 static inline int pci_read_config_dword(struct pci_dev *dev, int where, u32 *val)
704 return pci_bus_read_config_dword (dev->bus, dev->devfn, where, val);
706 static inline int pci_write_config_byte(struct pci_dev *dev, int where, u8 val)
708 return pci_bus_write_config_byte (dev->bus, dev->devfn, where, val);
710 static inline int pci_write_config_word(struct pci_dev *dev, int where, u16 val)
712 return pci_bus_write_config_word (dev->bus, dev->devfn, where, val);
714 static inline int pci_write_config_dword(struct pci_dev *dev, int where, u32 val)
716 return pci_bus_write_config_dword (dev->bus, dev->devfn, where, val);
719 int pci_enable_device(struct pci_dev *dev);
720 int pci_enable_device_bars(struct pci_dev *dev, int mask);
721 void pci_disable_device(struct pci_dev *dev);
722 void pci_set_master(struct pci_dev *dev);
723 #define HAVE_PCI_SET_MWI
724 int pci_set_mwi(struct pci_dev *dev);
725 void pci_clear_mwi(struct pci_dev *dev);
726 int pci_set_dma_mask(struct pci_dev *dev, u64 mask);
727 int pci_dac_set_dma_mask(struct pci_dev *dev, u64 mask);
728 int pci_set_consistent_dma_mask(struct pci_dev *dev, u64 mask);
729 int pci_assign_resource(struct pci_dev *dev, int i);
731 /* Power management related routines */
732 int pci_save_state(struct pci_dev *dev, u32 *buffer);
733 int pci_restore_state(struct pci_dev *dev, u32 *buffer);
734 int pci_set_power_state(struct pci_dev *dev, int state);
735 int pci_enable_wake(struct pci_dev *dev, u32 state, int enable);
737 /* Helper functions for low-level code (drivers/pci/setup-[bus,res].c) */
738 void pci_bus_assign_resources(struct pci_bus *bus);
739 void pci_bus_size_bridges(struct pci_bus *bus);
740 int pci_claim_resource(struct pci_dev *, int);
741 void pci_assign_unassigned_resources(void);
742 void pdev_enable_device(struct pci_dev *);
743 void pdev_sort_resources(struct pci_dev *, struct resource_list *);
744 void pci_fixup_irqs(u8 (*)(struct pci_dev *, u8 *),
745 int (*)(struct pci_dev *, u8, u8));
746 #define HAVE_PCI_REQ_REGIONS 2
747 int pci_request_regions(struct pci_dev *, char *);
748 void pci_release_regions(struct pci_dev *);
749 int pci_request_region(struct pci_dev *, int, char *);
750 void pci_release_region(struct pci_dev *, int);
752 /* drivers/pci/bus.c */
753 int pci_bus_alloc_resource(struct pci_bus *bus, struct resource *res,
754 unsigned long size, unsigned long align,
755 unsigned long min, unsigned int type_mask,
756 void (*alignf)(void *, struct resource *,
757 unsigned long, unsigned long),
759 void pci_enable_bridges(struct pci_bus *bus);
761 /* New-style probing supporting hot-pluggable devices */
762 int pci_register_driver(struct pci_driver *);
763 void pci_unregister_driver(struct pci_driver *);
764 void pci_remove_behind_bridge(struct pci_dev *);
765 struct pci_driver *pci_dev_driver(const struct pci_dev *);
766 const struct pci_device_id *pci_match_device(const struct pci_device_id *ids, const struct pci_dev *dev);
767 int pci_scan_bridge(struct pci_bus *bus, struct pci_dev * dev, int max, int pass);
769 /* kmem_cache style wrapper around pci_alloc_consistent() */
771 #include <linux/dmapool.h>
773 #define pci_pool dma_pool
774 #define pci_pool_create(name, pdev, size, align, allocation) \
775 dma_pool_create(name, &pdev->dev, size, align, allocation)
776 #define pci_pool_destroy(pool) dma_pool_destroy(pool)
777 #define pci_pool_alloc(pool, flags, handle) dma_pool_alloc(pool, flags, handle)
778 #define pci_pool_free(pool, vaddr, addr) dma_pool_free(pool, vaddr, addr)
780 #if defined(CONFIG_ISA) || defined(CONFIG_EISA)
781 extern struct pci_dev *isa_bridge;
784 #ifndef CONFIG_PCI_USE_VECTOR
785 static inline void pci_scan_msi_device(struct pci_dev *dev) {}
786 static inline int pci_enable_msi(struct pci_dev *dev) {return -1;}
787 static inline void msi_remove_pci_irq_vectors(struct pci_dev *dev) {}
789 extern void pci_scan_msi_device(struct pci_dev *dev);
790 extern int pci_enable_msi(struct pci_dev *dev);
791 extern void msi_remove_pci_irq_vectors(struct pci_dev *dev);
792 extern int msi_alloc_vectors(struct pci_dev* dev, int *vector, int nvec);
793 extern int msi_free_vectors(struct pci_dev* dev, int *vector, int nvec);
796 #endif /* CONFIG_PCI */
798 /* Include architecture-dependent settings and functions */
802 /* Backwards compat, remove in 2.7.x */
803 #define pci_dma_sync_single pci_dma_sync_single_for_cpu
804 #define pci_dma_sync_sg pci_dma_sync_sg_for_cpu
807 * If the system does not have PCI, clearly these return errors. Define
808 * these as simple inline functions to avoid hair in drivers.
812 #define _PCI_NOP(o,s,t) \
813 static inline int pci_##o##_config_##s (struct pci_dev *dev, int where, t val) \
814 { return PCIBIOS_FUNC_NOT_SUPPORTED; }
815 #define _PCI_NOP_ALL(o,x) _PCI_NOP(o,byte,u8 x) \
816 _PCI_NOP(o,word,u16 x) \
817 _PCI_NOP(o,dword,u32 x)
818 _PCI_NOP_ALL(read, *)
821 static inline struct pci_dev *pci_find_device(unsigned int vendor, unsigned int device, const struct pci_dev *from)
824 static inline struct pci_dev *pci_find_class(unsigned int class, const struct pci_dev *from)
827 static inline struct pci_dev *pci_find_slot(unsigned int bus, unsigned int devfn)
830 static inline struct pci_dev *pci_find_subsys(unsigned int vendor, unsigned int device,
831 unsigned int ss_vendor, unsigned int ss_device, const struct pci_dev *from)
834 static inline struct pci_dev *pci_get_device (unsigned int vendor, unsigned int device, struct pci_dev *from)
837 static inline struct pci_dev *pci_get_subsys (unsigned int vendor, unsigned int device,
838 unsigned int ss_vendor, unsigned int ss_device, struct pci_dev *from)
841 static inline void pci_set_master(struct pci_dev *dev) { }
842 static inline int pci_enable_device(struct pci_dev *dev) { return -EIO; }
843 static inline void pci_disable_device(struct pci_dev *dev) { }
844 static inline int pci_module_init(struct pci_driver *drv) { return -ENODEV; }
845 static inline int pci_set_dma_mask(struct pci_dev *dev, u64 mask) { return -EIO; }
846 static inline int pci_dac_set_dma_mask(struct pci_dev *dev, u64 mask) { return -EIO; }
847 static inline int pci_assign_resource(struct pci_dev *dev, int i) { return -EBUSY;}
848 static inline int pci_register_driver(struct pci_driver *drv) { return 0;}
849 static inline void pci_unregister_driver(struct pci_driver *drv) { }
850 static inline int pci_find_capability (struct pci_dev *dev, int cap) {return 0; }
851 static inline int pci_find_ext_capability (struct pci_dev *dev, int cap) {return 0; }
852 static inline const struct pci_device_id *pci_match_device(const struct pci_device_id *ids, const struct pci_dev *dev) { return NULL; }
854 /* Power management related routines */
855 static inline int pci_save_state(struct pci_dev *dev, u32 *buffer) { return 0; }
856 static inline int pci_restore_state(struct pci_dev *dev, u32 *buffer) { return 0; }
857 static inline int pci_set_power_state(struct pci_dev *dev, int state) { return 0; }
858 static inline int pci_enable_wake(struct pci_dev *dev, u32 state, int enable) { return 0; }
860 #define isa_bridge ((struct pci_dev *)NULL)
865 * a helper function which helps ensure correct pci_driver
866 * setup and cleanup for commonly-encountered hotplug/modular cases
868 * This MUST stay in a header, as it checks for -DMODULE
870 static inline int pci_module_init(struct pci_driver *drv)
872 int rc = pci_register_driver (drv);
874 return rc < 0 ? rc : 0;
878 * PCI domain support. Sometimes called PCI segment (eg by ACPI),
879 * a PCI domain is defined to be a set of PCI busses which share
880 * configuration space.
882 #ifndef CONFIG_PCI_DOMAINS
883 static inline int pci_domain_nr(struct pci_bus *bus) { return 0; }
884 static inline int pci_name_bus(char *name, struct pci_bus *bus)
886 sprintf(name, "%02x", bus->number);
891 #endif /* !CONFIG_PCI */
893 /* these helpers provide future and backwards compatibility
894 * for accessing popular PCI BAR info */
895 #define pci_resource_start(dev,bar) ((dev)->resource[(bar)].start)
896 #define pci_resource_end(dev,bar) ((dev)->resource[(bar)].end)
897 #define pci_resource_flags(dev,bar) ((dev)->resource[(bar)].flags)
898 #define pci_resource_len(dev,bar) \
899 ((pci_resource_start((dev),(bar)) == 0 && \
900 pci_resource_end((dev),(bar)) == \
901 pci_resource_start((dev),(bar))) ? 0 : \
903 (pci_resource_end((dev),(bar)) - \
904 pci_resource_start((dev),(bar)) + 1))
906 /* Similar to the helpers above, these manipulate per-pci_dev
907 * driver-specific data. They are really just a wrapper around
908 * the generic device structure functions of these calls.
910 static inline void *pci_get_drvdata (struct pci_dev *pdev)
912 return dev_get_drvdata(&pdev->dev);
915 static inline void pci_set_drvdata (struct pci_dev *pdev, void *data)
917 dev_set_drvdata(&pdev->dev, data);
920 /* If you want to know what to call your pci_dev, ask this function.
921 * Again, it's a wrapper around the generic device.
923 static inline char *pci_name(struct pci_dev *pdev)
925 return pdev->dev.bus_id;
928 /* Some archs want to see the pretty pci name, so use this macro */
929 #ifdef CONFIG_PCI_NAMES
930 #define pci_pretty_name(dev) ((dev)->pretty_name)
932 #define pci_pretty_name(dev) ""
936 * The world is not perfect and supplies us with broken PCI devices.
937 * For at least a part of these bugs we need a work-around, so both
938 * generic (drivers/pci/quirks.c) and per-architecture code can define
939 * fixup hooks to be called for particular buggy devices.
944 u16 vendor, device; /* You can use PCI_ANY_ID here of course */
945 void (*hook)(struct pci_dev *dev);
948 extern struct pci_fixup pcibios_fixups[];
950 #define PCI_FIXUP_HEADER 1 /* Called immediately after reading configuration header */
951 #define PCI_FIXUP_FINAL 2 /* Final phase of device fixups */
953 void pci_fixup_device(int pass, struct pci_dev *dev);
955 extern int pci_pci_problems;
956 #define PCIPCI_FAIL 1
957 #define PCIPCI_TRITON 2
958 #define PCIPCI_NATOMA 4
959 #define PCIPCI_VIAETBF 8
960 #define PCIPCI_VSFX 16
961 #define PCIPCI_ALIMAGIK 32
963 #endif /* __KERNEL__ */
964 #endif /* LINUX_PCI_H */