#include "aec62xx.h"
-#if 0
+#if defined(DISPLAY_AEC62XX_TIMINGS) && defined(CONFIG_PROC_FS)
+#include <linux/stat.h>
+#include <linux/proc_fs.h>
+
+static u8 aec62xx_proc = 0;
+
+#define AEC_MAX_DEVS 5
+
+static struct pci_dev *aec_devs[AEC_MAX_DEVS];
+static int n_aec_devs;
+
+static int aec62xx_get_info (char *buffer, char **addr, off_t offset, int count)
+{
+ char *p = buffer;
+ char *chipset_nums[] = {"error", "error", "error", "error",
+ "error", "error", "850UF", "860",
+ "860R", "865", "865R", "error" };
+ int len;
+ int i;
+
+ for (i = 0; i < n_aec_devs; i++) {
+ struct pci_dev *dev = aec_devs[i];
+ unsigned long iobase = pci_resource_start(dev, 4);
+ u8 c0 = 0, c1 = 0, art = 0;
+
+ c0 = inb(iobase + 0x02);
+ c1 = inb(iobase + 0x0a);
+
+ p += sprintf(p, "\nController: %d\n", i);
+ p += sprintf(p, "Chipset: AEC%s\n", chipset_nums[dev->device]);
+
+ p += sprintf(p, "--------------- Primary Channel "
+ "---------------- Secondary Channel "
+ "-------------\n");
+ (void) pci_read_config_byte(dev, 0x4a, &art);
+ p += sprintf(p, " %sabled ",
+ (art&0x02)?" en":"dis");
+ p += sprintf(p, " %sabled\n",
+ (art&0x04)?" en":"dis");
+ p += sprintf(p, "--------------- drive0 --------- drive1 "
+ "-------- drive0 ---------- drive1 ------\n");
+ p += sprintf(p, "DMA enabled: %s %s ",
+ (c0&0x20)?"yes":"no ",(c0&0x40)?"yes":"no ");
+ p += sprintf(p, " %s %s\n",
+ (c1&0x20)?"yes":"no ",(c1&0x40)?"yes":"no ");
+
if (dev->device == PCI_DEVICE_ID_ARTOP_ATP850UF) {
(void) pci_read_config_byte(dev, 0x54, &art);
p += sprintf(p, "DMA Mode: %s(%s)",
(c1&0x40)?((art&0xc0)?"UDMA":" DMA"):" PIO",
(art&0x80)?"2":(art&0x40)?"1":"0");
} else {
-#endif
+ /*
+ * case PCI_DEVICE_ID_ARTOP_ATP860:
+ * case PCI_DEVICE_ID_ARTOP_ATP860R:
+ * case PCI_DEVICE_ID_ARTOP_ATP865:
+ * case PCI_DEVICE_ID_ARTOP_ATP865R:
+ */
+ (void) pci_read_config_byte(dev, 0x44, &art);
+ p += sprintf(p, "DMA Mode: %s(%s)",
+ (c0&0x20)?((art&0x07)?"UDMA":" DMA"):" PIO",
+ ((art&0x07)==0x07)?"6":
+ ((art&0x06)==0x06)?"5":
+ ((art&0x05)==0x05)?"4":
+ ((art&0x04)==0x04)?"3":
+ ((art&0x03)==0x03)?"2":
+ ((art&0x02)==0x02)?"1":
+ ((art&0x01)==0x01)?"0":"?");
+ p += sprintf(p, " %s(%s)",
+ (c0&0x40)?((art&0x70)?"UDMA":" DMA"):" PIO",
+ ((art&0x70)==0x70)?"6":
+ ((art&0x60)==0x60)?"5":
+ ((art&0x50)==0x50)?"4":
+ ((art&0x40)==0x40)?"3":
+ ((art&0x30)==0x30)?"2":
+ ((art&0x20)==0x20)?"1":
+ ((art&0x10)==0x10)?"0":"?");
+ (void) pci_read_config_byte(dev, 0x45, &art);
+ p += sprintf(p, " %s(%s)",
+ (c1&0x20)?((art&0x07)?"UDMA":" DMA"):" PIO",
+ ((art&0x07)==0x07)?"6":
+ ((art&0x06)==0x06)?"5":
+ ((art&0x05)==0x05)?"4":
+ ((art&0x04)==0x04)?"3":
+ ((art&0x03)==0x03)?"2":
+ ((art&0x02)==0x02)?"1":
+ ((art&0x01)==0x01)?"0":"?");
+ p += sprintf(p, " %s(%s)\n",
+ (c1&0x40)?((art&0x70)?"UDMA":" DMA"):" PIO",
+ ((art&0x70)==0x70)?"6":
+ ((art&0x60)==0x60)?"5":
+ ((art&0x50)==0x50)?"4":
+ ((art&0x40)==0x40)?"3":
+ ((art&0x30)==0x30)?"2":
+ ((art&0x20)==0x20)?"1":
+ ((art&0x10)==0x10)?"0":"?");
+ }
+ }
+ /* p - buffer must be less than 4k! */
+ len = (p - buffer) - offset;
+ *addr = buffer + offset;
+
+ return len > count ? count : len;
+}
+#endif /* defined(DISPLAY_AEC62xx_TIMINGS) && defined(CONFIG_PROC_FS) */
/*
* TO DO: active tuning and correction of cards without a bios.
struct hd_driveid *id = drive->id;
if ((id->capability & 1) && drive->autodma) {
-
- if (ide_use_dma(drive)) {
- if (config_chipset_for_dma(drive))
- return hwif->ide_dma_on(drive);
+ /* Consult the list of known "bad" drives */
+ if (__ide_dma_bad_drive(drive))
+ goto fast_ata_pio;
+ if (id->field_valid & 4) {
+ if (id->dma_ultra & hwif->ultra_mask) {
+ /* Force if Capable UltraDMA */
+ int dma = config_chipset_for_dma(drive);
+ if ((id->field_valid & 2) && !dma)
+ goto try_dma_modes;
+ }
+ } else if (id->field_valid & 2) {
+try_dma_modes:
+ if ((id->dma_mword & hwif->mwdma_mask) ||
+ (id->dma_1word & hwif->swdma_mask)) {
+ /* Force if Capable regular DMA modes */
+ if (!config_chipset_for_dma(drive))
+ goto no_dma_set;
+ }
+ } else if (__ide_dma_good_drive(drive) &&
+ (id->eide_dma_time < 150)) {
+ /* Consult the list of known "good" drives */
+ if (!config_chipset_for_dma(drive))
+ goto no_dma_set;
+ } else {
+ goto fast_ata_pio;
}
-
- goto fast_ata_pio;
-
+ return hwif->ide_dma_on(drive);
} else if ((id->capability & 8) || (id->field_valid & 2)) {
fast_ata_pio:
+no_dma_set:
aec62xx_tune_drive(drive, 5);
return hwif->ide_dma_off_quietly(drive);
}
printk(KERN_INFO "%s: ROM enabled at 0x%08lx\n", name, dev->resource[PCI_ROM_RESOURCE].start);
}
+#if defined(DISPLAY_AEC62XX_TIMINGS) && defined(CONFIG_PROC_FS)
+ aec_devs[n_aec_devs++] = dev;
+
+ if (!aec62xx_proc) {
+ aec62xx_proc = 1;
+ ide_pci_create_host_proc("aec62xx", aec62xx_get_info);
+ }
+#endif /* DISPLAY_AEC62XX_TIMINGS && CONFIG_PROC_FS */
+
if (bus_speed <= 33)
pci_set_drvdata(dev, (void *) aec6xxx_33_base);
else