* published by the Free Software Foundation.
*
* Changelog:
- * 12-May-2003 BJD Created file
- * 06-Jan-2003 BJD Linux 2.6.0 version, moved bast specifics out
+ * 12-May-2003 BJD Created file
+ * 06-Jan-2003 BJD Linux 2.6.0 version, moved bast specifics out
+ * 10-Feb-2005 BJD Added CAMIF definition from guillaume.gourat@nexvision.tv
+ * 10-Mar-2005 LCVR Added support to S3C2400, changed {VA,SZ} names
*/
#ifndef __ASM_ARCH_MAP_H
* as they are only useful to certain drivers...
*/
+#ifndef __ASSEMBLY__
+#define S3C2410_ADDR(x) ((void __iomem *)0xF0000000 + (x))
+#else
#define S3C2410_ADDR(x) (0xF0000000 + (x))
+#endif
+
+#define S3C2400_ADDR(x) S3C2410_ADDR(x)
/* interrupt controller is the first thing we put in, to make
* the assembly code for the irq detection easier
*/
-#define S3C2410_VA_IRQ S3C2410_ADDR(0x00000000)
+#define S3C24XX_VA_IRQ S3C2410_ADDR(0x00000000)
+#define S3C2400_PA_IRQ (0x14400000)
#define S3C2410_PA_IRQ (0x4A000000)
-#define S3C2410_SZ_IRQ SZ_1M
+#define S3C24XX_SZ_IRQ SZ_1M
/* memory controller registers */
-#define S3C2410_VA_MEMCTRL S3C2410_ADDR(0x00100000)
+#define S3C24XX_VA_MEMCTRL S3C2410_ADDR(0x00100000)
+#define S3C2400_PA_MEMCTRL (0x14000000)
#define S3C2410_PA_MEMCTRL (0x48000000)
-#define S3C2410_SZ_MEMCTRL SZ_1M
+#define S3C24XX_SZ_MEMCTRL SZ_1M
/* USB host controller */
-#define S3C2410_VA_USBHOST S3C2410_ADDR(0x00200000)
+#define S3C24XX_VA_USBHOST S3C2410_ADDR(0x00200000)
+#define S3C2400_PA_USBHOST (0x14200000)
#define S3C2410_PA_USBHOST (0x49000000)
-#define S3C2410_SZ_USBHOST SZ_1M
+#define S3C24XX_SZ_USBHOST SZ_1M
/* DMA controller */
-#define S3C2410_VA_DMA S3C2410_ADDR(0x00300000)
+#define S3C24XX_VA_DMA S3C2410_ADDR(0x00300000)
+#define S3C2400_PA_DMA (0x14600000)
#define S3C2410_PA_DMA (0x4B000000)
-#define S3C2410_SZ_DMA SZ_1M
+#define S3C24XX_SZ_DMA SZ_1M
/* Clock and Power management */
-#define S3C2410_VA_CLKPWR S3C2410_ADDR(0x00400000)
+#define S3C24XX_VA_CLKPWR S3C2410_ADDR(0x00400000)
+#define S3C2400_PA_CLKPWR (0x14800000)
#define S3C2410_PA_CLKPWR (0x4C000000)
-#define S3C2410_SZ_CLKPWR SZ_1M
+#define S3C24XX_SZ_CLKPWR SZ_1M
/* LCD controller */
-#define S3C2410_VA_LCD S3C2410_ADDR(0x00600000)
+#define S3C24XX_VA_LCD S3C2410_ADDR(0x00600000)
+#define S3C2400_PA_LCD (0x14A00000)
#define S3C2410_PA_LCD (0x4D000000)
-#define S3C2410_SZ_LCD SZ_1M
+#define S3C24XX_SZ_LCD SZ_1M
/* NAND flash controller */
-#define S3C2410_VA_NAND S3C2410_ADDR(0x00700000)
+#define S3C24XX_VA_NAND S3C2410_ADDR(0x00700000)
#define S3C2410_PA_NAND (0x4E000000)
-#define S3C2410_SZ_NAND SZ_1M
+#define S3C24XX_SZ_NAND SZ_1M
+
+/* MMC controller - available on the S3C2400 */
+#define S3C2400_VA_MMC S3C2400_ADDR(0x00700000)
+#define S3C2400_PA_MMC (0x15A00000)
+#define S3C2400_SZ_MMC SZ_1M
/* UARTs */
-#define S3C2410_VA_UART S3C2410_ADDR(0x00800000)
+#define S3C24XX_VA_UART S3C2410_ADDR(0x00800000)
+#define S3C2400_PA_UART (0x15000000)
#define S3C2410_PA_UART (0x50000000)
-#define S3C2410_SZ_UART SZ_1M
+#define S3C24XX_SZ_UART SZ_1M
/* Timers */
-#define S3C2410_VA_TIMER S3C2410_ADDR(0x00900000)
+#define S3C24XX_VA_TIMER S3C2410_ADDR(0x00900000)
+#define S3C2400_PA_TIMER (0x15100000)
#define S3C2410_PA_TIMER (0x51000000)
-#define S3C2410_SZ_TIMER SZ_1M
+#define S3C24XX_SZ_TIMER SZ_1M
/* USB Device port */
-#define S3C2410_VA_USBDEV S3C2410_ADDR(0x00A00000)
+#define S3C24XX_VA_USBDEV S3C2410_ADDR(0x00A00000)
+#define S3C2400_PA_USBDEV (0x15200140)
#define S3C2410_PA_USBDEV (0x52000000)
-#define S3C2410_SZ_USBDEV SZ_1M
+#define S3C24XX_SZ_USBDEV SZ_1M
/* Watchdog */
-#define S3C2410_VA_WATCHDOG S3C2410_ADDR(0x00B00000)
+#define S3C24XX_VA_WATCHDOG S3C2410_ADDR(0x00B00000)
+#define S3C2400_PA_WATCHDOG (0x15300000)
#define S3C2410_PA_WATCHDOG (0x53000000)
-#define S3C2410_SZ_WATCHDOG SZ_1M
+#define S3C24XX_SZ_WATCHDOG SZ_1M
/* IIC hardware controller */
-#define S3C2410_VA_IIC S3C2410_ADDR(0x00C00000)
+#define S3C24XX_VA_IIC S3C2410_ADDR(0x00C00000)
+#define S3C2400_PA_IIC (0x15400000)
#define S3C2410_PA_IIC (0x54000000)
-#define S3C2410_SZ_IIC SZ_1M
+#define S3C24XX_SZ_IIC SZ_1M
-#define VA_IIC_BASE (S3C2410_VA_IIC)
+#define VA_IIC_BASE (S3C24XX_VA_IIC)
/* IIS controller */
-#define S3C2410_VA_IIS S3C2410_ADDR(0x00D00000)
+#define S3C24XX_VA_IIS S3C2410_ADDR(0x00D00000)
+#define S3C2400_PA_IIS (0x15508000)
#define S3C2410_PA_IIS (0x55000000)
-#define S3C2410_SZ_IIS SZ_1M
+#define S3C24XX_SZ_IIS SZ_1M
/* GPIO ports */
-#define S3C2410_VA_GPIO S3C2410_ADDR(0x00E00000)
+#define S3C24XX_VA_GPIO S3C2410_ADDR(0x00E00000)
+#define S3C2400_PA_GPIO (0x15600000)
#define S3C2410_PA_GPIO (0x56000000)
-#define S3C2410_SZ_GPIO SZ_1M
+#define S3C24XX_SZ_GPIO SZ_1M
/* RTC */
-#define S3C2410_VA_RTC S3C2410_ADDR(0x00F00000)
+#define S3C24XX_VA_RTC S3C2410_ADDR(0x00F00000)
+#define S3C2400_PA_RTC (0x15700040)
#define S3C2410_PA_RTC (0x57000000)
-#define S3C2410_SZ_RTC SZ_1M
+#define S3C24XX_SZ_RTC SZ_1M
/* ADC */
-#define S3C2410_VA_ADC S3C2410_ADDR(0x01000000)
+#define S3C24XX_VA_ADC S3C2410_ADDR(0x01000000)
+#define S3C2400_PA_ADC (0x15800000)
#define S3C2410_PA_ADC (0x58000000)
-#define S3C2410_SZ_ADC SZ_1M
+#define S3C24XX_SZ_ADC SZ_1M
/* SPI */
-#define S3C2410_VA_SPI S3C2410_ADDR(0x01100000)
+#define S3C24XX_VA_SPI S3C2410_ADDR(0x01100000)
+#define S3C2400_PA_SPI (0x15900000)
#define S3C2410_PA_SPI (0x59000000)
-#define S3C2410_SZ_SPI SZ_1M
+#define S3C24XX_SZ_SPI SZ_1M
/* SDI */
-#define S3C2410_VA_SDI S3C2410_ADDR(0x01200000)
+#define S3C24XX_VA_SDI S3C2410_ADDR(0x01200000)
#define S3C2410_PA_SDI (0x5A000000)
-#define S3C2410_SZ_SDI SZ_1M
+#define S3C24XX_SZ_SDI SZ_1M
+
+/* CAMIF */
+#define S3C2440_PA_CAMIF (0x4F000000)
+#define S3C2440_SZ_CAMIF SZ_1M
/* ISA style IO, for each machine to sort out mappings for, if it
* implements it. We reserve two 16M regions for ISA.
*/
-#define S3C2410_VA_ISA_WORD S3C2410_ADDR(0x02000000)
-#define S3C2410_VA_ISA_BYTE S3C2410_ADDR(0x03000000)
+#define S3C24XX_VA_ISA_WORD S3C2410_ADDR(0x02000000)
+#define S3C24XX_VA_ISA_BYTE S3C2410_ADDR(0x03000000)
/* physical addresses of all the chip-select areas */
#define S3C2410_SDRAM_PA (S3C2410_CS6)
+#define S3C2400_CS0 (0x00000000)
+#define S3C2400_CS1 (0x02000000)
+#define S3C2400_CS2 (0x04000000)
+#define S3C2400_CS3 (0x06000000)
+#define S3C2400_CS4 (0x08000000)
+#define S3C2400_CS5 (0x0A000000)
+#define S3C2400_CS6 (0x0C000000)
+#define S3C2400_CS7 (0x0E000000)
+
+#define S3C2400_SDRAM_PA (S3C2400_CS6)
+
#endif /* __ASM_ARCH_MAP_H */
git://git.onelab.eu / linux-2.6.git / blobdiff